- Posted by doEEEt Media Group
- On July 17, 2020
Capacitors with Class 1 ceramic are manufactured with temperature coefficients between +100 and –1500 ppm/°C. In tables and diagrams, we will confine ourselves to the type that is called NP0 or COG (0 ± 30 ppm/°C) and which is predominant over all remaining Class 1 variants.
To the Class 1 ceramics, we also count porcelain that above all is found in certain HF chips.
General comments to Class 1
The type is characterized by small losses, high IR, high stability, linear and moderate TCs between +100 and – 1500 ppm/°C and a εr between 5 and 450. The tolerances range down to ±1%. Capacitances lower than 10 pF are difficult to produce to a percentage accuracy. The tolerances are rather stated in absolute values: ±0.1pF, ±0.25pF, ±0.5pF, and ±1pF.
At construction and failure analysis you may sometimes find a pit in the ceramic of Class 1 capacitors. It may extend through all layers and is filled with some inert compound, often glaze. It is a so-called trim pit where part of the electrode surface is blasted away in order to match the capacitance value towards finer tolerances, for example, 1 or 2%.
The ceramic mass shrinks namely strongly during the sintering – approximately 15% – and this may cause the capacitance distribution to get so askew that it will be necessary to adjust it by trimming. The trim pits are harmless provided the filling compound doesn’t contain any blisters at the edge to adjacent layers.
The small losses in Class 1 ceramics do not correspond to a similarly low dielectric absorption. On the contrary, it is relatively high, approximately 0.5…1%.
The dielectric consists either by one layer – as a tube or in a plane shape, SLC from Single Layer Ceramics, or by several layers in stacked form, MLC from Multi-Layer Ceramics. In MLCs, the capacitance range is determined by the number of layers. At minimum, it consists of one layer and at maximum, it is limited by the manufacturing technique and for economic reasons. The noble metal AgPd paste of the electrodes is expensive, mostly used BME is a cheaper variant.
he temperature coefficient often is denoted by N(negative) or P(positive) followed by the value in ppm/°C. Here some examples where we within brackets mention also the corresponding EIA designation:
- P100 = +100±30ppm/°C; (EIA = M7G)
- NP0 = 0±30ppm/°C; (EIA = COG)
- N150 = -150±30ppm/°C; (EIA=P2G)
- N1500= -1500±250ppm/°C; (EIA=P3K).
US MIL specifications have other designations.
In diagrams and tables we henceforth confine ourselves to the predominant NP0/COG ceramic.
When the frequency raises to some hundred MHz conventional ceramics in MLC design starts reacting with high and exponentially increasing losses. We come to a step on the way by modifying the ceramic. By passing to porcelain (εr = 12…15), which we include under the concept ceramics Class 1, the losses decrease sharply. Another way to reduce the HF losses is by passing to a single layer design, SLC, and moreover introduce thin film electrodes in gold (Au), copper (Cu) or aluminum (Al). As a dielectric silicon dioxide (εr = 4.4) or silicon nitride εr = 7.5) is used.
Sometimes a changeover to mica capacitor chip can reduce the losses.
The losses in HF capacitors sooner are expressed in the quality factor Q (=1/tan δ) than in tan δ.
At IR and voltage strength tests sometimes in MIL and IEC/CECC, a charge and discharge limitation of maximum 50 mA is specified. Comments: These limitations probably are based on older manufacturing technologies. Some manufacturers nowadays have chosen to delete these requirements in their catalog sheets. Corresponding voltage rise times will for capacitances above 1 nF be unrealistically low. Such capacitors manage according to performed tests as a rule at least 100 to 1000 times higher inrush currents, even at repetition frequencies in the kHz range.
As usual, we shall present a number of diagrams describing the different characteristics versus temperature and frequency.
Capacitance and Tan δ versus temperature
IR versus temperature
Capacitance and Tan δ versus frequency
Q versus frequency
Notice how the Q value increases with decreasing capacitance and chip size. The figures C2-80 and 82 show examples of the same phenomenon.
ESR for the same chip as in Figure 6 is shown in Figure 7. Other examples of the frequency dependence of ESR are found in figure 8 to 10.
ESR versus frequency
Resonance frequency versus capacitance
Examples of series resonance frequency versus capacitance for two sizes of HF chips in MLC design are shown below.
As a comparison to the MLC example above Figure C2-88 shows how an SLC chip in approximately the same size as 0603 may behave.
In addition to those failure types presented under the table below, we will mention the following which concerns lead mount components only and AgPd terminations. The termination paste that has to be burnt to the ceramic end faces contains except for silver (Ag) and palladium (Pd) also minute glass granules which at firing combine with the ceramic and bind the Ag-Pd metalizing to the surface. To the metalizing then leads are soldered usually in one step.
These end faces, however, sometimes are very small – mm2 if the chips belong to sizes 1805 and 1808 – and this raises high claims for the quality of the silver layer, for the melting time and solder temperatures during the soldering. If the silver for some reason comes loose from the ceramic it’s not sure that the failure will be detected during the manufacture though this failure type strikes parts of whole manufacturing batches.
The capacitor elements are namely encapsulated in some thermoset plastic or thermoplastic resin which locks the leads in their position. Usually, a slight pulling in the leads to suspect batches during capacitance measurements will do for revealing the failure in at least some samples. The failure, that is quite exceptional, is methodical and accordingly strikes whole manufacturing batches.
EPCI licensed content by:
 EPCI European Passive Components Institute experts original articles
 CLR Passive Components Handbook by P-O.Fagerholt*
*used under EPCI copyright from CTI Corporation, USA
- Webinar – GaN for space applications - September 14, 2020
- Webinar – Managing EEE Components for LEO and Lower Cost Space Missions - September 10, 2020
- New Method of Graphene Manufacturing at Scale - September 8, 2020