- Posted by doEEEt Media Group
- On June 24, 2022
Learn how to optimize decoupling capacitors for the best cost vs. performance using flat target impedance design methods.
Impedance peaks caused by parallel L-C resonances in the power distribution network (PDN) are potential sources of power rail ripple and increased EMI. Bulk capacitors must be selected to ensure power supply stability while high-frequency decoupling must ensure the required bandwidth at the Load.
Simple SPICE simulations fail to account for PCB parasitics and often result in the wrong selection of decoupling capacitors. Utilizing EM models of the PDN and combining them with power supply state-space models and the spectral requirements of the load result in good agreement with measurements.
Optimizing this PDN ecosystem shows that designing for flat impedance is the best way to achieve the lowest noise on the power rail with the minimum number of capacitors.
- High Current, High Temperature Edge-Wound Inductors - January 13, 2023
- Snap-In Supercapacitors - January 13, 2023
- Q&A Webinar – Challenges of Testing of Optoelectronics COTS for Space - January 10, 2023