						R	EVISI	ONS													
LTR						DE	SCRIF	TION							DATE (YR-M	O-DA)		AF	PRO\	/ED
A	Add	a lead	finis	h E dev	ice	ro									18	3-03-07	7		С	. SAFF	LE
В	Upda	ate do	cume	ent para	graphs	s to cur	rent re	quiren	nents.	- ro					23	3-07-06	3		J. ES	SCHM	EYER
Prepared in ac	corda	Ince V	vith /	ASME	Y14.2	24													endor	r Item	Drawing
Revision Status	of She	ets	1	-	1								1	1				1			
REV SHEET																					
REV	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В					
SHEET	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16					
PMIC N/A				PREPA RICK								htt	CO	LUM	BUS) ANI , OHI .mil/	0 43	3218-	3990		<u> </u>
Original draw 12-11	ing	of		CHECI RAJE APPRO CHAF SIZE	SH P DVEC	PITHAL D BY F. SA			DE		1 MS	E ROCI iPS, VER CON	RCL 12 B TER	JIT, C IT Al	DIGIT NAL(TAL-L DG-T	_INE O-D	AR, IGIT	16 C AL	HAN	NEL, ſHIC
				Α			16	236							VA	2/12	263	5			

AMSC N/A DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

1. SCOPE

1.1 <u>Scope</u>. This drawing documents the general requirements of a high performance 16 channel, 1 million samples per second (MSPS), 12 bit analog to digital converter with sequencer microcircuit, with an operating temperature range of -55°C to +125°C.

1.2 <u>Vendor Item Drawing Administrative Control Number</u>. The manufacturer's PIN is the item of identification. The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation:

<u>V62/12635</u> -	<u>01</u> T	X	<u>В</u> Т
Drawing	Device type	Case outline	Lead finish
number	(See 1.2.1)	(See 1.2.2)	(See 1.2.3)
1.2.1 <u>Device type(s)</u> .			
Device type	Generic	<u>(</u>	Circuit function
01	AD7490-EP		el, 1 MSPS, 12 bit analog to digital r with sequencer

1.2.2 <u>Case outline</u>. The case outline are as specified herein.

Outline letter	Number of pins	JEDEC PUB 95	Package style
Х	28	MO-153-AE	Plastic thin shrink small outline

1.2.3 Lead finishes. The lead finishes are as specified below or other lead finishes as provided by the device manufacturer:

Finish designator	Material
A B C D E F Z	Hot solder dip Tin-lead plate Gold plate Palladium Gold flash palladium Tin-lead alloy (BGA/CGA) Other

DLA LAND AND MARITIME	SIZE	CAGE CODE	DWG NO.
	A	16236	V62/12635
COLUMBUS, OHIO		REV B	PAGE 2

1.3 Absolute maximum ratings. 1/

Supply voltage (VDD) to ground (GND)	0.3 V to +7 V
Logic power supply input (VDRIVE) to GND	0.3 V to VDD + 0.3 V
Analog input voltage to GND Digital input voltage to GND	
Digital output voltage to GND	0.3 V to VDD + 0.3 V
Reference input (REFIN) to GND Input current to any pin except supplies Power dissipation (PD)	±10 m A <u>2</u> /
Junction temperature range (T _J)	150°C
Storage temperature range (T _{STG}) Lead temperature, soldering :	65°C to +150°C
Vapor phase (60 seconds) Infrared (15 seconds)	
Electrostatic discharge (ESD)	1 kV
1.4 <u>Recommended operating conditions</u> . $3/4/$	
Supply voltage (VDD) range	+4.75 V to +5.25 V
Operating free-air temperature range (TA)	55°C to +125°C
1.5 <u>Thermal characteristics</u> .	
Thermal impedance, junction to case($ heta_{ extsf{JC}}$)	14°C/W
Thermal impedance, junction to ambient ($ heta$ JA)	97.9°C/W

^{4/} All ratings and specifications, please refer to the relevant manufacturer's EP datasheet.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/12635
		REV B	PAGE 3

<u>1</u>/ Stresses beyond those listed under "absolute maximum rating" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

^{2/} Transient currents of up to 100 mA do not cause silicon controlled rectifier (SCR) latch up.

^{3/} Use of this product beyond the manufacturers design rules or stated parameters is done at the user's risk. The manufacturer and/or distributor maintain no responsibility or liability for product used beyond the stated limits.

2. APPLICABLE DOCUMENTS

JEDEC Solid State Technology Association

JEDEC PUB 95 - Registered and Standard Outlines for Semiconductor Devices

(Copies of these documents are available online at https://www.jedec.org.)

3. REQUIREMENTS

3.1 <u>Marking</u>. Parts shall be permanently and legibly marked with the manufacturer's part number as shown in 6.3 herein and as follows:

- A. Manufacturer's name, CAGE code, or logo
- B. Pin 1 identifier
- C. ESDS identification (optional)

3.2 <u>Unit container</u>. The unit container shall be marked with the manufacturer's part number and with items A and C (if applicable) above.

3.3 <u>Electrical characteristics</u>. The maximum and recommended operating conditions and electrical performance characteristics are as specified in 1.3, 1.4, and table I herein.

3.4 <u>Design, construction, and physical dimension</u>. The design, construction, and physical dimensions are as specified herein.

3.5 Diagrams.

3.5.1 Load circuit for digital output timing specifications. The load circuit for digital output timing specifications shall be as shown in figure 1.

3.5.1 Case outline. The case outline shall be as shown in 1.2.2 and figure 2.

3.5.2 Terminal connections. The terminal connections shall be as shown in figure 3.

DLA LAND AND MARITIME	SIZE	CAGE CODE	DWG NO.
	A	16236	V62/12635
COLUMBUS, OHIO		REV B	PAGE 4

TABLE I. <u>Liectifical performance characteristics</u> . I/	TABLE I.	Electrical performance characteristics.	1/
--	----------	---	----

Test	Symbol	Conditions <u>2</u> /	Temperature, TA	Device type	Limits		Unit
					Min	Max	1
Dynamic performance	1				1	1	1
Signal to (noise + distortion)	SINAD	fIN = 50 kHz sine wave, fSCLK = 20 MHz	-55°C to +125°C	01	69		dB
Signal to noise ratio	SNR		-55°C to +125°C	01	69.5		dB
Total harmonic distortion	THD		-55°C to +125°C	01		-74	dB
Peak harmonic or spurious noise	SFDR		-55°C to +125°C	01		-75	dB
Intermodulation distortion	IMD	fa = 40.1 kHz, fb = 41.5 kHz					
Second order terms			-55°C to +125°C	01	-85	typical	dB
Third order terms			-55°C to +125°C	01	-85	typical	dB
Aperture delay			-55°C to +125°C	01	10	typical	ns
Aperture jitter			-55°C to +125°C	01	50	typical	ps
Channel to channel isolation		fin = 400 kHz	-55°C to +125°C	01	-82	typical	dB
Full power bandwidth	FPBW	3 dB	-55°C to +125°C	01	8.2	typical	MHz
		0.1 dB			1.6	typical	
DC accuracy				•	•		
Resolution			-55°C to +125°C	01	12		Bits
Integral nonlinearity			-55°C to +125°C	01		±1	LSB
Differential nonlinearity		Guaranteed no missed codes to 12 bits	-55°C to +125°C	01	-0.95	+1.5	LSB
0 V to REFIN input range		Straight binary output coding					
Offset error	1		-55°C to +125°C	01		±8	LSB
Offset error match	1		-55°C to +125°C	01		±0.5	LSB
Gain error			-55°C to +125°C	01		±2	LSB
Gain error match			-55°C to +125°C	01		±0.6	LSB

DLA LAND AND MARITIME	SIZE	CAGE CODE	DWG NO.
	A	16236	V62/12635
COLUMBUS, OHIO		REV B	PAGE 5

Test	Symbol	Conditions <u>2</u> /	Temperature, TA	Device type	Limits		Unit
					Min	Max	
DC accuracy – continued	-	-		-	-		
0 V to 2 x REFIN input range		-REFIN to +REFIN biased about REFIN with two's complement output coding offset					
Positive gain error			-55°C to +125°C	01		±2	LSB
Positive gain error match			-55°C to +125°C	01		±0.5	LSB
Zero code error			-55°C to +125°C	01		±8	LSB
Zero code error match			-55°C to +125°C	01		±0.5	LSB
Negative gain error			-55°C to +125°C	01		±1	LSB
Negative gain error match			-55°C to +125°C	01		±0.5	LSB
Analog input.					I		
Input voltage range	VIN	Range bit set to 1	-55°C to +125°C	01	0	REFIN	V
		Range bit set to 0			0	2 x REFIN	
DC leakage current			-55°C to +125°C	01		±1	μA
Input capacitance	CIN		-55°C to +125°C	01	20	typical	pF
Reference input.					I		
REFIN input voltage		±1% specified performance	-55°C to +125°C	01	2.5	typical	V
DC leakage current			-55°C to +125°C	01		±1	μA
REFIN input impedance		fSAMPLE = 1 MSPS	-55°C to +125°C	01	36	typical	kΩ

TABLE I. Electrical performance characteristics - Continued. 1/

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/12635
		REV B	PAGE 6

Test	Symbol	Conditions <u>2/</u>	Temperature, TA	Device type	Limits		Unit
					Min	Max	
Logic inputs.							
Input high voltage	VINH		-55°C to +125°C	01	0.7 x Vdrive		V
Input low voltage	VINL		-55°C to +125°C	01		0.3 x VDRIVE	V
Input current	lin	VIN = 0 V or VDRIVE	-55°C to +125°C	01		±1	μA
Input capacitance <u>3</u> /	CIN +		-55°C to +125°C	01		10	pF
Logic outputs.	-	I	1				
Output high voltage	Vон	ISOURCE = 200 μA	-55°C to +125°C	01	VDRIVE – 0.2		V
Output low voltage	Vol	ISINK = 200 μA	-55°C to +125°C	01		0.4	V
Floating state leakage current		WEAK/ TRI bit set to 0	-55°C to +125°C	01		±10	μA
Floating state <u>3</u> / output capacitance		WEAK/ TRI bit set to 0	-55°C to +125°C	01		10	pF
Output coding		Coding bit set to 1	-55°C to +125°C	01	Straight	natural binary	
		Coding bit set to 0			Two's comple	Two's comple ment	
Conversion rate.					•	•	
Conversion time		16 SCLK cycles, SCLK = 20 MHz	-55°C to +125°C	01		800	ns
Track and hold		Sine wave input	-55°C to +125°C	01		300	ns
acquisition time		Full scale step input				300	
Throughput rate			-55°C to +125°C	01		1	MSPS
Power requirements.							
Power supply input	Vdd		-55°C to +125°C	01	4.75	5.25	V
Logic power supply input	VDRIVE		-55°C to +125°C	01	2.7	5.25	V

TABLE I. Electrical performance characteristics - Continued. 1/

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/12635	
		REV B	PAGE 7	

Test	Test Symbol Conditions <u>2</u> / Temperature, TA		•	Device type	Limits		Unit
					Min	Max	
Power requirements -	continued.						
Power supply current	IDD	Digital inputs = 0 V or VDRIVE					
Normal mode (static)		SCLK on or off	-55°C to +125°C	01	600	typical	μA
Normal mode (operational)		fSCLK = 20 MHz, fS = maximum throughput	-55°C to +125°C	01		2.5	mA
Auto standby mode		fSAMPLE = 500 kSPS	-55°C to +125°C	01	1.55	typical	mA
		Static				100	μA
Auto shutdown		fSAMPLE = 250 kSPS	-55°C to +125°C	01	960	typical	μA
		Static				0.5	
Full shutdown mode		SCLK on or off	-55°C to +125°C	01		0.5	μA
Power dissipation.							
Normal mode (operational)		fSCLK = 20 MHz	-55°C to +125°C	01		12.5	mW
Auto standby mode (static)			-55°C to +125°C	01		460	μW
Auto shutdown mode (static)			-55°C to +125°C	01		2.5	μW
Full shutdown mode			-55°C to +125°C	01		2.5	μW

TABLE I. Electrical performance characteristics - Continued. 1/

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/12635
		REV B	PAGE 8

Test	Symbol	Conditions <u>4</u> /	Temperature, TA	Device type	Limits		Unit
					Min	Max	1
Timing specification.	<u>5</u> /						1
Clock frequency 6/	fSCLK		-55°C to +125°C	01	10		kHz
						20	MHz
Convert timing	tCONVERT		-55°C to +125°C	01	16 x tSCLK		
Minimum quiet timing required between bus relinquish and start of next conversion	tQUIET		-55°C to +125°C	01	50		ns
CS to SCLK setup time	t2		-55°C to +125°C	01	10		ns
Delay from CS <u>7/</u> until DOUT three state disabled	t3		-55°C to +125°C	01		14	ns
Delay from CS to <u>8</u> / DOUT valid	t3b		-55°C to +125°C	01		20	ns
Data access time <u>7/</u> after SCLK falling edge	t4		-55°C to +125°C	01		40	ns
SCLK low pulse width	t5		-55°C to +125°C	01	0.4 x tSCLK		ns
SCLK high pulse width	t6		-55°C to +125°C	01	0.4 x tSCLK		ns
SCLK to DOUT valid hold time	t7		-55°C to +125°C	01	15		ns
SCLK falling edge <u>9</u> / to DOUT high impedance	t8		-55°C to +125°C	01	15	50	ns
DIN setup time prior to SCLK falling edge	t9		-55°C to +125°C	01	20		ns
DIN hold time after SCLK falling edge	t10		-55°C to +125°C	01	5		ns

TABLE I. Electrical performance characteristics - Continued. 1/

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/12635
		REV B	PAGE 9

TABLE I. Electrical performance characteristics - Continued. 1/

Test	Symbol	Conditions <u>4</u> /	Temperature, TA	Device type	Limits		Unit
					Min	Max	
Timing specification -	continued.	<u>5</u> /					
16th SCLK falling edge to $\overline{\text{CS}}$ high	t11		-55°C to +125°C	01	20		ns
Power up time from full power down / auto shutdown / auto standby modes	t12		-55°C to +125°C	01		1	μs

- 1/ Testing and other quality control techniques are used to the extent deemed necessary to assure product performance over the specified temperature range. Product may not necessarily be tested across the full temperature range and all parameters may not necessarily be tested. In the absence of specific parametric testing, product performance is assured by characterization and/or design.
- 2/ Unless otherwise specified, VDD = 4.75 V to 5.25 V, VDRIVE = 2.7 V to 5.25 V, REFIN = 2.5 V, and fSCLK = 20 MHz. Specifications apply for fSCLK up to 20 MHz. However, for serial interfacing requirements, see manufacturer's datasheet.
- <u>3</u>/ Guaranteed by characterization.
- <u>4</u>/ Unless otherwise specified, VDD = 4.75 V to 5.25 V, VDRIVE \leq VDD, and REFIN = 2.5 V.
- 5/ Guaranteed by characterization. All input signals are specified with tR = tF = 5 ns (10% to 90% of VDD) and timed from a voltage level of 1.6 V, see figure 1.
- 6/ The mark/space ratio for the SCLK input is 40/60 to 60/40.
- 7/ Measured with the load circuit of figure 1 and defined as the time required for the output to cross 0.4 V or 0.7 VDRIVE.
- 8/ t3b represents a worst case figure for having ADD3 available on the DOUT line, that is, if the device goes back into three state at the end of conversion and some other device takes control of the bus between conversions, the user has to wait a maximum time of t3b before having ADD3 valid on the DOUT line. If the DOUT line is weakly driven to ADD3 between conversions, the user typically has to wait 12 ns at 5 V after the CS falling edge before seeing ADD3 valid on DOUT.
- 9/ t8 is derived from the measured by the data outputs to change 0.5 V when loaded with the circuit of figure 1. The measured number is then extrapolated back to remove the effects of charging or discharging the 25 pF capacitor. This means that the time, t8, quoted in the timing characteristics, is the true bus relinquish time of the part and is independent of the bus loading.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/12635
		REV B	PAGE 10




FIGURE 1. Load circuit for digital output timing specifications.

DLA LAND AND MARITIME	SIZE	CAGE CODE	DWG NO.
	A	16236	V62/12635
COLUMBUS, OHIO		REV B	PAGE 11

Case X




FIGURE 2. Case outline.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/12635
		REV B	PAGE 12

Case X

Symbol	Dimensions				
	Inches		Millimeters		
	Minimum	Maximum	Minimum	Maximum	
А		.047		1.20	
A1	.001	.005	0.05	0.15	
b	.007	.011	0.19	0.30	
с	.003	.007	0.09	0.20	
D	.377	.385	9.60	9.80	
E	.169	.177	4.30	4.50	
E1	.251 BSC		6.40 BSC		
е	.025 BSC		0.65 BSC		
L	.002	.003	.045	.075	

NOTES:

- Controlling dimensions are millimeter, inch dimensions are given for reference only.
 Falls within reference to JEDEC MO-153-AE.

FIGURE 2. <u>Case outline</u> - Continued.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/12635
		REV B	PAGE 13

Case X

Dovice type		01	
Device type	01		
Case outline	Х		
Terminal number	Terminal symbol	Terminal number	Terminal symbol
1	VIN11	15	DOUT
2	Vin10	16	SCLK
3	Vin9	17	VDRIVE
4	NC	18	NC
5	VIN8	19	DIN
6	VIN7	20	CS
7	Vin6	21	AGND
8	Vin5	22	Vdd
9	VIN4	23	REFIN
10	VIN3	24	AGND
11	VIN2	25	VIN15
12	VIN1	26	VIN14
13	Vin0	27	VIN13
14	AGND	28	VIN12

FIGURE 3. Terminal connections.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/12635
		REV B	PAGE 14

Terminal symbol	Description
CS	Chip select. Active low logic input. This input provides the dual function of initiating conversions on the device and also frames the serial data transfer.
REFIN	Reference input for the device. An external reference must be applied to this input. The voltage range for the external reference is $2.5 \text{ V} \pm 1\%$ for specified performance.
VDD	Power supply input. The VDD range for the device is from 2.7 V to 5.25 V. For the 0 V to 2 x REF _{IN} range, VDD should be from 4.75 V to 5.25 V.
AGND	Analog ground. Ground reference point for all circuitry on the device. All analog/digital input signals and any external reference signal should be referred to this AGND voltage. All AGND pins should be connected together.
VIN0 to VIN15	Analog input 0 through analog input 15. Sixteen single ended analog input channels that are multiplexed into the on chip track and hold. The analog input channel to be converted is selected by using the address bits ADD3 through ADD0 of the control register. The address bits, in conjunction with the SEQ and SHADOW bits, allow the sequence register to be programmed. The input range for all input channels can extend from 0 V to REFIN or 0 V to 2 x REFIN as selected via the RANGE bit in the control register Any used input channels should be connected to AGND to avoid noise
DIN	 pickup. Data in. Logic input. Data to be written to the control register of the device is provided on this input and is clocked into the register on the falling edge of SCLK.
DOUT	Data out. Logic out. The conversion result from the device is provided on this output as serial data stream. The bits are clocked out on the falling edge of the SCLK input. The data stream consists of four address bits indicating which channel the conversion result corresponds to, followed by the 12 bits of conversion data, which is provided by MSB first. The output coding can be selected as straight binary or twos complement via the CODING bit in the control register.
SCLK	Serial clock. Logic input. SCLK provides the serial clock for accessing data from the part. This clock input is also used as the clock source for the conversion process of the device.
VDRIVE	Logic power supply input. The voltage supplied at this pin determines at what voltage the serial interface of the device operates.

FIGURE 3. <u>Terminal connections</u> - continued.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/12635
		REV B	PAGE 15

4. VERIFICATION

4.1 <u>Product assurance requirements</u>. The manufacturer is responsible for performing all inspection and test requirements as indicated in their internal documentation. Such procedures should include proper handling of electrostatic sensitive devices, classification, packaging, and labeling of moisture sensitive devices, as applicable.

5. PREPARATION FOR DELIVERY

5.1 <u>Packaging</u>. Preservation, packaging, labeling, and marking shall be in accordance with the manufacturer's standard commercial practices for electrostatic discharge sensitive devices.

6. NOTES

6.1 ESDS. Devices are electrostatic discharge sensitive and are classified as ESDS class 1 minimum.

6.2 <u>Configuration control</u>. The data contained herein is based on the salient characteristics of the device manufacturer's data book. The device manufacturer reserves the right to make changes without notice. This drawing will be modified as changes are provided.

6.3 <u>Suggested source(s) of supply</u>. Identification of the suggested source(s) of supply herein is not to be construed as a guarantee of present or continued availability as a source of supply for the item. DLA Land and Maritime maintains an online database of all current sources of supply at <u>https://landandmaritimeapps.dla.mil/programs/smcr/</u>.

Vendor item drawing administrative control number <u>1</u> /	Device manufacturer CAGE code	Vendor part number
V62/12635-01XB	24355	AD7490SRU-EP-RL7
V62/12635-01XE	24355	AD7490SRUZ-EP-RL7

<u>1</u>/ The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation.

CAGE code

24355

Source of supply

Analog Devices Route 1 Industrial Park P.O. Box 9106 Norwood, MA 02062 Point of contact: 20 Alpha Road Chelmsford, MA 01824-4123

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/12635
		REV B	PAGE 16