


REVISIONS																							
LTR		DESCRIPTION										DATE (YR-MO-DA)				APPROVED							
A		Update drawing to current requirements. Editorial changes throughout. - drw										04-07-14				Raymond Monnin							
B		Redrawn. Update paragraphs to MIL-PRF-38535 requirements. - drw										16-08-16				Charles F. Saffle							
C		Make correction to the $\Delta$ Full scale / $\Delta V_{SS}$ maximum test limit by deleting -.01 %FSR/V and replacing with +.01 %FSR/V as specified under Table I. Update document paragraphs to current MIL-PRF-38535 requirements. - ro										22-10-05				James R. Eschmeyer							
<div></div>																							
Revision Status of Sheets																							
REV																							
SHEET																							
REV		C	C	C	C	C	C	C	C	C													
SHEET		1	2	3	4	5	6	7	8	9	10												
PMIC N/A																							
<b>STANDARD MICROCIRCUIT DRAWING</b>  THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE		PREPARED BY Dan Wonnell					<b>DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990</b> <a href="https://www.dla.mil/LandandMaritime">https://www.dla.mil/LandandMaritime</a>																
		CHECKED BY Raymond Monnin																					
		APPROVED BY Raymond Monnin					MICROCIRCUIT, DIGITAL-LINEAR, 12-BIT CMOS DIGITAL TO ANALOG CONVERTER WITH OUTPUT AMPLIFIER AND REFERENCE, MONOLITHIC SILICON																
		DRAWING APPROVAL DATE 98-10-14																					
AMSC N/A		REVISION LEVEL C					SIZE A		CAGE CODE <b>67268</b>				<b>5962-88766</b>										
										SHEET		1 OF 10											

1.1 Scope. This drawing describes device requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A.

<u>5962-88766</u>   _____ Drawing number	<u>01</u>   _____ Device type (see 1.2.1)	<u>L</u>   _____ Case outline (see 1.2.2)	<u>A</u>   _____ Lead finish (see 1.2.3)
---	---	---	--

<u>Device type</u>	<u>Generic number</u>	<u>Circuit function</u>
01	AD7245A	12-Bit CMOS DAC with output amplifier and reference; parallel loading structure
02	AD7248A	12-Bit CMOS DAC with output amplifier and reference; 8+4 loading structure

<u>Outline letter</u>	<u>Descriptive designator</u>	<u>Terminals</u>	<u>Package style</u>
3	CQCC1-N28	28	Square leadless chip carrier
L	GDIP3-T24 or CDIP4-T24	24	Dual-in-line
R	GDIP1-T20 or CDIP2-T20	20	Dual-in-line

Positive supply voltage (VDD) to AGND .....	-0.3 V dc to +17.0 V dc
Positive supply voltage (VDD) to DGND .....	-0.3 V dc to +17.0 V dc
VDD to VSS .....	-0.3 V dc to +34.0 V dc
AGND to DGND .....	-0.3 V dc to VDD
Digital input voltage to DGND .....	-0.3 V dc to VDD + 0.3 V dc
VO <sub>UT</sub> to AGND .....	VSS to VDD
VO <sub>UT</sub> to VSS .....	0 V dc to +24.0 V dc
VO <sub>UT</sub> to VDD .....	-32 V to 0 V dc
Voltage reference output (REF OUT) to AGND .....	0 V to VDD
Power dissipation to +75°C <u>2</u> / .....	450 mW
Storage temperature range .....	-65°C to +150°C
Lead temperature (soldering, 10 seconds) .....	+300°C

2/ Above +75°C. derate at a factor of 6 mW/°C.

DSCC FORM 2234  
APR 97

#### 1.4 Recommended operating conditions.

##### Single supply:

Positive supply voltage (VDD) ..... +15 V  $\pm 5\%$   
Negative supply voltage (VSS) ..... 0 V  
AGND = DGND ..... 0 V

##### Dual supply:

Positive supply voltage (VDD) ..... +12 V to +15 V  $\pm 5\%$   
Negative supply voltage (VSS) ..... -12 V to -15 V  $\pm 5\%$   
AGND = DGND ..... 0 V  
Load resistance (RL) ..... 2 k $\Omega$  to GND  
Load capacitance (CL) ..... 100 pF to GND  
REF OUT ..... Unloaded  
Ambient operating temperature range (TA) ..... -55°C to +125°C

## 2. APPLICABLE DOCUMENTS

2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

### DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

### DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits.  
MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

### DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.  
MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at <https://quicksearch.dla.mil/>.)

2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

**STANDARD  
MICROCIRCUIT DRAWING**  
DLA LAND AND MARITIME  
COLUMBUS, OHIO 43218-3990

SIZE  
**A**

REVISION LEVEL  
**C**

**5962-88766**

SHEET **3**

### 3. REQUIREMENTS

3.1 Item requirements. The individual item requirements shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein. Product built to this drawing that is produced by a Qualified Manufacturer Listing (QML) certified and qualified manufacturer or a manufacturer who has been granted transitional certification to MIL-PRF-38535 may be processed as QML product in accordance with the manufacturers approved program plan and qualifying activity approval in accordance with MIL-PRF-38535. This QML flow as documented in the Quality Management (QM) plan may make modifications to the requirements herein. These modifications shall not affect form, fit, or function of the device. These modifications shall not affect the PIN as described herein. A "Q" or "QML" certification mark in accordance with MIL-PRF-38535 is required to identify when the QML flow option is used.

3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535, appendix A and herein.

3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.2 herein.

3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1.

3.2.3 Truth tables. The truth tables shall be as specified on figure 2.

3.3 Electrical performance characteristics. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full ambient operating temperature range.

3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.

3.5 Marking. Marking shall be in accordance with MIL-PRF-38535, appendix A. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device.

3.5.1 Certification/compliance mark. A compliance indicator "C" shall be marked on all non-JAN devices built in compliance to MIL-PRF-38535, appendix A. The compliance indicator "C" shall be replaced with a "Q" or "QML" certification mark in accordance with MIL-PRF-38535 to identify when the QML flow option is used.

3.6 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6 herein). The certificate of compliance submitted to DLA Land and Maritime-VA prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-PRF-38535, appendix A and the requirements herein.

3.7 Certificate of conformance. A certificate of conformance as required in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

3.8 Notification of change. Notification of change to DLA Land and Maritime-VA shall be required for any change that affects this drawing.

3.9 Verification and review. DLA Land and Maritime, DLA Land and Maritime's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		5962-88766
		REVISION LEVEL C	SHEET 4

TABLE I. Electrical performance characteristics.

Test	Symbol	Conditions <u>1/</u> -55°C ≤ TA ≤ +125°C unless otherwise specified	Group A subgroups	Device type	Limits		Unit
					Min	Max	
Resolution	RES		1, 2, 3	All		12	Bits
Relative accuracy	RA	VDD = +11.4 V to +15.75 V VSS = -11.4 V to -15.75 V	1, 2, 3	All	-1	+1	LSB
Differential nonlinearity	DNL	Guaranteed monotonic	1, 2, 3	All	-1	+1	LSB
Unipolar offset error	UOE	VSS = 0 V or -11.4 V to -15.75 V	1, 2, 3	All	-5	+5	LSB
DAC gain error <u>2/</u>	GE		1, 2, 3	All	-2	+2	LSB
Full scale output <u>3/</u> voltage error	VOUTE	VDD = +15 V	1	All	-2	+2	%FSR
			2, 3		-6	+6	
ΔFull scale / ΔVDD		VDD = +10.8 V to +16.5 V	1	All	-0.06	+0.06	%FSR/V
ΔFull scale / ΔVSS		VSS = -10.8 V to -16.5 V	1	All	-0.01	+0.01	%FSR/V
Reference output	VREFOUT	VDD = +15 V, VSS = -15 V	1	All	4.99	5.01	V
ΔReference / ΔVDD		VDD = +10.8 V to +16.5 V	1	All		2	mV/V
Reference load sensitivity		Reference load current change (0 - 100 μA). Not including ROFS current.	1, 2, 3	All	-1.0	+1.0	mV
Digital input high voltage	VINH		1, 2, 3	All	2.4		V
Digital input low voltage	VINL		1, 2, 3	All		0.8	V
Digital input current <u>4/</u> for data and control inputs	IIN	VIN = 0 or VDD	1, 2, 3	All	-10	+10	μA
Digital input capacitance	CIN	see 4.3.1b	4 <u>5/</u>	All		8	pF
Output range resistors	ROUT		1, 2, 3	All	15	30	Ω
Output ranges <u>6/</u>		Pin strappable	1, 2, 3	All	0	5	V
		Minimum load resistance			0	10	
		2 k to GND			-5	+5	
Power supply current	IDD	Output unloaded	1, 2, 3	All		12	mA
	ISS					5	
Functional tests		see 4.3.1c	7, 8	All			
Output voltage settling <u>7/</u> positive and negative full scale change	tSL	To ±0.5 LSB, RL = 2 kΩ, see 4.3.1b	4 <u>5/</u>	All		10	μs
Output voltage slew rate	SR	See 4.3.1b	4, 5, 6 <u>5/</u>	All	1.5		V/μs

See footnotes at end of table.

**STANDARD  
MICROCIRCUIT DRAWING**  
DLA LAND AND MARITIME  
COLUMBUS, OHIO 43218-3990

SIZE  
**A**

REVISION LEVEL  
**C**

**5962-88766**

SHEET **5**

TABLE I. Electrical performance characteristics - continued.

Test	Symbol	Conditions <sup>1/</sup> -55°C ≤ TA ≤ +125°C unless otherwise specified	Group A subgroups	Device type	Limits		Unit
					Min	Max	
Chip select pulse width	t1		9, 10, 11	All	100		ns
Write pulse width	t2		9, 10, 11	All	100		ns
Chip select to write setup	t3		9, 10, 11	All	0		ns
Chip select to write hold	t4		9, 10, 11	All	0		ns
Data valid to write setup time	t5		9, 10, 11	All	80		ns
Data valid to write hold time	t6		9, 10, 11	All	10		ns
Load DAC pulse width	t7		9, 10, 11	All	100		ns
Clear pulse width	t8		9, 10, 11	01	100		ns

<sup>1/</sup> Dual supply: VDD = 11.4 V to 15.75 V, VSS = 0 V or -11.4 V to -15.75 V, AGND = DGND = 0 V, RL = 2 kΩ to GND, CL = 100 pF to GND. REF unloaded, unless otherwise stated.

<sup>2/</sup> This error is calculated with respect to the reference voltage and is measured after the offset error has been allowed for.

<sup>3/</sup> This error is calculated with respect to an ideal 4.9988 V (on the 5 V range) or 9.9976 V (on the 10 V range). Typical full scale temperature coefficient is ±30 ppm of FSSR/°C.

<sup>4/</sup> Control inputs are  $\overline{\text{CS}}$ ,  $\overline{\text{WR}}$ ,  $\overline{\text{LDAC}}$  and  $\overline{\text{CLR}}$  for device 01 and  $\overline{\text{CSMSB}}$ ,  $\overline{\text{CSLSB}}$ ,  $\overline{\text{WR}}$  and  $\overline{\text{LDAC}}$  for device 02.

<sup>5/</sup> Subgroups 4, 5 and 6 shall be measured only for initial test, or after process or design changes which may affect the parameter in those subgroups.

<sup>6/</sup> 0 to +10 applies to VDD = +15 V ±5% only, and VSS = -15 V ±5%.

<sup>7/</sup> For positive full scale change, DAC register loaded all 0's to all 1's. For negative full scale change, DAC register loaded all 1's to all 0's.

**STANDARD  
MICROCIRCUIT DRAWING**  
DLA LAND AND MARITIME  
COLUMBUS, OHIO 43218-3990

SIZE  
**A**

REVISION LEVEL  
**C**

**5962-88766**

SHEET **6**

Device types	01		02
Case outlines	3	L	R
Terminal number	Terminal symbol		
1	NC	VSS	VSS
2	VSS	ROFS	ROFS
3	ROFS	REF OUT	REF OUT
4	REF OUT	AGND	AGND
5	AGND	DB11	(MSB) DB7
6	DB11	DB10	DB6
7	DB10	DB9	DB5
8	NC	DB8	DB4
9	DB9	DB7	DB3
10	DB8	DB6	DGND
11	DB7	DB5	DB2
12	DB6	DGND	DB1
13	DB5	DB4	(LSB) DB0
14	DGND	DB3	$\overline{\text{CSMSB}}$
15	NC	DB2	$\overline{\text{CSLSB}}$
16	DB4	DB1	$\overline{\text{WR}}$
17	DB3	DB0	$\overline{\text{LDAC}}$
18	DB2	$\overline{\text{CS}}$	VDD
19	DB1	$\overline{\text{WR}}$	RFB
20	DB0	$\overline{\text{LDAC}}$	VOUT
21	$\overline{\text{CS}}$	$\overline{\text{CLR}}$	
22	NC	VDD	
23	$\overline{\text{WR}}$	RFB	
24	$\overline{\text{LDAC}}$	VOUT	
25	$\overline{\text{CLR}}$		
26	VDD		
27	RFB		
28	VOUT		

FIGURE 1. Terminal connections.

<b>STANDARD MICROCIRCUIT DRAWING</b> DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		<b>5962-88766</b>
		REVISION LEVEL <b>C</b>	SHEET <b>7</b>

Device type 01

$\overline{\text{CLR}}$	$\overline{\text{LDAC}}$	$\overline{\text{WR}}$	$\overline{\text{CS}}$	Function
H	L	L	L	Both latches are transparent
H	H	H	X	Both latches are latched
H	H	X	H	Both latches are latched
H	H	L	L	Input latches are transparent
H	H	$\overline{\Gamma}$	L	Input latches are latched
H	L	H	H	DAC latches are transparent
H	$\overline{\Gamma}$	H	H	DAC latches are latched
L	X	X	X	DAC latches loaded with all 0's
$\overline{\Gamma}$	H	H	H	DAC latches loaded with all 0's and output remains at 0 V or -5 V
$\overline{\Gamma}$	L	L	L	Both latches are transparent and output follows input data

H = High state

L = Low state

X = Don't care

Device type 02

$\overline{\text{CSLSB}}$	$\overline{\text{CSMSB}}$	$\overline{\text{WR}}$	$\overline{\text{LDAC}}$	Function
L	H	L	H	Loads LS byte into input latch
L	H	$\overline{\Gamma}$	H	Latches LS byte into input latch
$\overline{\Gamma}$	H	L	H	Latches LS byte into input latch
H	L	L	H	Loads MS nibble into input latch
H	L	$\overline{\Gamma}$	H	Latches MS nibble into input latch
H	$\overline{\Gamma}$	L	H	Latches MS nibble into input latch
H	H	H	L	Loads input latch into DAC latch
H	H	H	$\overline{\Gamma}$	Latches input latch into DAC latch
H	L	L	L	Loads MS nibble into input latch and Loads input latch into DAC latch
H	H	H	H	No data transfer operation

H = High state

L = Low state

X = Don't care

FIGURE 2. Truth tables.

**STANDARD  
MICROCIRCUIT DRAWING**  
DLA LAND AND MARITIME  
COLUMBUS, OHIO 43218-3990

SIZE  
**A**

5962-88766

REVISION LEVEL  
**C**

SHEET **8**



#### 4. VERIFICATION

4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

4.2 Screening. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:

- a. Burn-in test, method 1015 of MIL-STD-883.
  - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
  - (2)  $T_A = +125^{\circ}\text{C}$ , minimum.
- b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.

4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.

##### 4.3.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. Subgroup 4, 5, and 6 shall be measured only for the initial test and after process or design changes which may affect the specified parameters in those subgroups.
- c. Subgroups 7 and 8 shall include verification of the truth table.

##### 4.3.2 Groups C and D inspections.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady-state life test conditions, method 1005 of MIL-STD-883.
  - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
  - (2)  $T_A = +125^{\circ}\text{C}$ , minimum.
  - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		5962-88766
		REVISION LEVEL C	SHEET 9

TABLE II. Electrical test requirements.

MIL-STD-883 test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)
Interim electrical parameters (method 5004)	1
Final electrical test parameters (method 5004)	1*, 2, 3
Group A test requirements (method 5005)	1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
Groups C and D end-point electrical parameters (method 5005)	1

\* PDA applies to subgroup 1.

## 5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38535, appendix A.

## 6. NOTES

6.1 Intended use. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.2 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.

6.3 Configuration control of SMD's. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal, or email communication.

6.4 Record of users. Military and industrial users shall inform DLA Land and Maritime when a system application requires configuration control and the applicable SMD to that system. DLA Land and Maritime will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DLA Land and Maritime-VA, telephone (614) 692-8108.

6.5 Comments. Comments on this drawing should be directed to DLA Land and Maritime-VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0591.

6.6 Approved sources of supply. Approved sources of supply are listed in MIL-HDBK-103 and QML-38535. The vendors listed in MIL-HDBK-103 and QML-38535 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DLA Land and Maritime-VA.

<b>STANDARD MICROCIRCUIT DRAWING</b> DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		<b>5962-88766</b>
		REVISION LEVEL <b>C</b>	SHEET <b>10</b>

## STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 22-10-05

Approved sources of supply for SMD 5962-88766 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DLA Land and Maritime-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DLA Land and Maritime maintains an online database of all current sources of supply at <https://landandmaritimeapps.dla.mil/programs/smcr/>.

Standard microcircuit drawing PIN <u>1/</u>	Vendor CAGE number	Vendor similar PIN <u>2/</u>
5962-88766013A	24355	AD7245ATE/883B
5962-8876601LA	24355	AD7245ATQ/883B
5962-8876602RA	<u>3/</u>	AD7248ATQ/883B

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.
- 2/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
- 3/ Not available from an approved source of supply.

Vendor CAGE  
number

24355

Vendor name  
and address

Analog Devices  
Rt 1 Industrial Park  
PO Box 9106  
Norwood, MA 02062  
Point of contact: Raheen Business Park  
Limerick, Ireland

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.