Radiation test to Study the radiation tolerance and mitigation methods of front-end readout ASIC for DAMPE Mission

Hongmin Liu, NSSC, CAS
Changqing Feng, Dept. of Modern Physics, USTC
Wenxi Peng, IHEP, CAS
Jie Liu, IMP, CAS
Outline

• DAMPE
• Front-End Readout ASICs
• Radiation tolerance of the ASICs
• Mitigation methods and validation
• SEL events in orbit
DAMPE
(Dark Matter Particle Explorer)

• Supported by the Strategic Priority Programs on Space Science, Chinese Academy of Sciences
• Lunched on December 17th, 2015
• Mission period: > 3 years
• 500Km orbit
• DAMPE payloads:
  ➢ Plastic Scintillation Detector (PSD)
  ➢ Silicon Tracking (STK)
  ➢ BGO Calorimeter (BGO)
  ➢ Neutron Detector (ND)
The DAMPE Detector

STK (Silicon Tracker)  PSD (Plastic Scintillation Detector)

BG0 (BGO Calorimeter)  ND (Neutron Detector)
Front-End Readout ASICs

• VA160 and VATA160 for BGO Calorimeter
  – 52 VA160 chips, 32 VATA160 chips
• VA160 for Plastic Scintillation Detector
  – 16 VA160 chips
• VA140 for Silicon Tracker
  – 1152 VA140 chips
• Designed by IDEAS in Norway
  – Based on VA32 and TA32, modified in I/O interface
  – Fabricated by AMS in Austria, 0.35 CMOS process
Front-End Readout ASICs

- VA32: 32-channel read out in parallel/serial
- TA32: 32-channel trigger
- VATA = VA + TA
Radiation tolerance of the ASICs

- Radiation: TID  SEU  SEL
  - TID: long time effect and can be shielded, test data is needed for shielding, test can be performed at any time at low cost
  - SEU: instant effect and can be corrected using software, test data is not strongly demanded
  - SEL: instant effect and hard damage, test date is needed for mitigation, test is expensive and not always available
Radiation tolerance of the ASICs

SEU

- Main part of VA160, VATA160 and VA140 is analog circuit, which is not sensitive to SEU
  - VA: SEU risk mainly exists in the (32+32) shift registers
    - Reset the shift registers after every trigger, which greatly reduce the SEU probability, and the errors will not be accumulated
  - TA: SEU risk mainly exists in the 165 bit configuration registers
    - TMR design is built in, the registers can detect SEU errors and correct them automatically, which greatly reduce the risk
Radiation tolerance of the ASICs

TID

- TID test using $^{60}$Co source, in Beijing and USTC
- TID tests on VA32 and TA32
  - Total dose up to 25.2 krad(Si)
  - No notable change of performance after 160 hour annealing @ 100°C

Gao Shan-Shan, Feng Chang-Qing*, et al., Radiation tolerance studies on the VA32 ASIC for DAMPE BGO calorimeter, Nuclear Science and Techniques, 2014, 25(1)
Radiation tolerance of the ASICs

TID

- TID tests for VA160 and VATA160
  - Total dose up to 30 krad(Si)
- TID tests for VA140
  - Total dose up to 20 krad(Si)

*From the TID results, the modification to VA32 does not change the TID tolerance a lot, so there maybe not much change in SEL.*
Radiation tolerance of the ASICs

SEU and TID

• SEU and TID were not considered as serious problems
  ➢ SEU is a soft error that can be corrected using reset and TMR methods.
  ➢ TID is estimated to be about 3 krad(Si) for 3 years mission in a 500Km orbit, considering the shield effect of the satellite and payload structure
Radiation tolerance of the ASICs
SEL test

• More attentions were paid on SEL of ASICs
  ➢ Hard error leading to permanent damage
  ➢ 68 VA160 chips, 32 VATA160 chips and 1152 VA140 chips used, there maybe lot of SEL events
  ➢ a series of SEL tests were conducted to evaluated the SEL tolerance
Radiation tolerance of the ASICs
SEL test using Laser pulse

Laser pulse tests were performed firstly to qualify the SEL sensitivity

- VA160
  - latch-up occurred at the energy of 5.0-6.0nJ
  - latch-up current is about 200mA(Max.)
  - the sensitive location is the shift registers

- VATA160 (primary version)
  - latch-up happened easily in the joint area of VA and TA and latch-up current could reach 1800mA
  - the latch-up current of the TA part is about 300-400mA
Radiation tolerance of the ASICs

SEL test using Laser pulse

- VATA160 (R1)
  - Modified from the primary version of VATA160
  - No SEL event observed in the joint area
  - SEL performance of VA and TA part is still the same

From the Laser pulse test results of VA160 and VATA160, the ASICs are relatively sensitive to SEL, the latch-up current is less than 500mA

SEL test using laser pulse
Radiation tolerance of the ASICs

SEL test using ion beam

• Ion beam test on VA32 and TA32

To estimate the LET of ion beam for VA140, VA160 and VATA160

- VA32: between 22.83 and 24.77 MeV·cm²/mg
  - accompanying with a large number of SEU
- TA32: LET < 29 MeV·cm²/mg, with large latch-up current
  - The gold wire bonded to DVDD pad was soon melted out, with ion beam at 29 MeV·cm²/mg, No chance to obtain exact threshold data
Radiation tolerance of the ASICs
SEL test using ion beam

• Ion beam test on VA160
  ➢ Threshold: 20.6～22.0 MeV*cm²/mg
  ➢ Saturated Cross Section is about 1.0×10⁻⁴ cm²/device
Radiation tolerance of the ASICs
SEL test using ion beam

• Ion beam test on VATA160 (primary version)
  Lower LET limit of the ion beam: 20.6 MeV*cm²/mg
  ➢ VA part threshold: 20.6 ~ 22.0 MeV*cm²/mg
  ➢ TA part threshold: < 20.6 MeV*cm²/mg, very sensitive
  ➢ The joint area of VA and TA: highly sensitive with latch-up current up to 1800mA, as in the laser pulse test
Radiation tolerance of the ASICs
SEL test using ion beam

- Ion beam test on VATA160 (R1)
  - Threshold: about 11.0 MeV*cm$^2$/mg (TA part)
  - Saturated Cross Section is about 7.6×10$^{-4}$ cm$^2$ (TA part)
Radiation tolerance of the ASICs
SEL test using ion beam

- Ion beam test on VA140
  - threshold: 20 MeV*cm²/mg
  - Saturated Cross Section: is about $3.6 \times 10^{-3} \text{cm}^2$
Radiation tolerance of the ASICs
In orbit SEL events evaluation

• Estimated SEL events of VA
  ➢ VA160: saturated Cross Section is about $1.0 \times 10^{-4}$ cm$^2$, maybe $2 \times 10^{-5}$ events/chip/day, nearly 0.06 events a month for 100 chips

  ➢ VA140: saturated Cross Section is about $3.6 \times 10^{-3}$ cm$^2$, maybe $4 \times 10^{-4}$ events/chip/day, nearly 13 events a month for 1152 chips
Radiation tolerance of the ASICs
In orbit SEL rates evaluation

• Estimated SEL events of VATA160(TA part)
  ➢ LET Threshold: 11.0 MeV·cm²/mg, Cross section: $7.6 \times 10^{-4}$ cm²/device
  ➢ SEL rate per chip: $8.1 \times 10^{-5}$ devices⁻¹·day⁻¹
tearly 0.08 events/month for 32 chips

Overall, there maybe 0.06+0.08+13 $\approx$ 13 SEL events a month in orbit.
SEL mitigation methods and validation

- Supply current limitation
- Automatically power off and on


## SEL mitigation methods and validation

<table>
<thead>
<tr>
<th>Supply current</th>
<th>AVDD</th>
<th>DVDD</th>
<th>AVSS</th>
<th>DVSS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Before latch-up</td>
<td>16.4</td>
<td>0.00</td>
<td>-33.2</td>
<td>-0.8mA</td>
</tr>
<tr>
<td>single latch-up (no resistor)</td>
<td>13.9</td>
<td>129.6</td>
<td>-66.0</td>
<td>-95.1</td>
</tr>
<tr>
<td>Multi latch-up (no resistor)</td>
<td>18.0</td>
<td>195.6</td>
<td>-72.2</td>
<td>-153.3</td>
</tr>
<tr>
<td>Multi latch-up (no resistor)</td>
<td>17.6</td>
<td>301.8</td>
<td>-112.3</td>
<td>-216.1</td>
</tr>
<tr>
<td>Multi latch-up (with 10 Ω resistor)</td>
<td>17.6</td>
<td>97.6</td>
<td>-64.4</td>
<td>-70.5</td>
</tr>
</tbody>
</table>
SEL events in orbit

- Over current and power reset events will be recorded into the engineering data.
- Nearly 3 months working in orbit, no event recorded.
  - Inaccurate model and calculation.
  - The affection of shielding was not considered.
  - Very lucky.
Scientists will give us a big surprise about our universe in the further