

Radiation test strategies for a manufacturer using third party dice




■ Pierre-Xiao WANG
■ Match, 2016
■ RADECS Workshop



- Third party dice radiation test for manufacturer
- The new radiation test challenge and 3D PLUS solution
- Future Radiation test strategy – design oriented strategy



Radiation test strategies for a manufacturer using third party dice



Radiation Related Standards

Radiation Test Standards

1. Radiation Hardness Assessment
 - a. ESA Adoption
2. Space Environment: ECSS
3. Methods for calculation and policy for design margin
 - a. ECSS-E-ST-10
 - b. ECSS-E-HB-10
4. Techniques for radiation derating
 - a. ECSS-Q-HB-60
5. EEE components: ECSS
6. Dependability: ECSS-Q
7. EEE components derating

1. Total Ionizing Dose Test method:
 - a. ESCC 22900 issue 4 (issue 5 under review)
 - b. MIL-STD-883 method 1019
 - c. MIL-STD-750 method 1019
 - d. ASTM F1892
2. Single Event Effect Test Method and Guidelines:
 - a. ESCC 25100 issue 2
 - b. MIL-STD-750 method 1080 (SEB/SEGR)
 - c. ASTM F1192-11
 - d. EIA/JEDEC JESD57
 - e. EIA/JEDEC JESD234
3. Displacement Damage Test Guidelines (in progress)
 - a. "Displacement Damage Test Guideline for 2D imagers," SSTL report 0195162, December 2012

Christian POIVEY | ESCCON2016 | 03/03/2016 | Slide 5
ESA UNCLASSIFIED - For Official Use

European Space Agency




Radiation test **strategies** for a manufacturer using third party dice


- The General background is that the space market volume is negligible comparing to commercial market – no bargaining power;
- What ever RH die or COTs, the detail designs are always treated as confidential by semiconductor – mostly cases are like the black box;
- Sometimes it is difficult to get general process information (ex: bipolar? CMOS? bulk? epi?...), and most time it is impossible to get detail process information (ex: gate oxide, isolation structure details...) – hard to estimate the radiation characteristics;
- It is very difficult to get the full traceability from commercial vendors – to guarantee what we tested and what we will use;



Radiation test **strategies** for a manufacturer using third party dice




Exigent



Designer

Market



Pressure



When the space comes into high scaling Deep submicron (DSM) semiconductors, new technical & commercial challenges show up:

Technically, DSM radiation behavior is complicated to manage:

- New structure & process are not always good to radiation;
- Big variations from process to process, manufacturer to manufacturer, design to design, revision to revision, P/N to P/N, lot to lot and even now piece to piece;
- Hard error mix with soft error: bit flip from TID; Micro Latch up (High current SEFI) & SEL, permanent SEFI
- Complicated Soft errors: single bit error, double bit error, multi-bit error, row error, column error, stuck bit, persistent flip bit & annealing, temporary SEFI, persistent SEFI, device SEFI, high current event...

Commercially, Semiconductors optimize their manufacturing to lower the cost, but it is sometimes catastrophe to space:


- Shrinking the process, modifying the materials, changing the foundry
- Shorter life cycle: 6 months to 1 year life cycle comparing 1 to 2 years component qualification
- Semiconductor Product Long Life Management (PLM) is highly risky to space traceability
- Combining Die design makes die mask verification difficult (MLC & SLC)

A Evaluation/Qualification, Stocking, and Reuse system has been established at 3D PLUS to manage third party dice radiation test


- A fairly large evaluations when looking for the candidate (ex: around 20 SRAMs had been scanned)
- Make the completely qualification (following ECSS/ESCC standard) when a potential good die shows up
- Make a strategic inventory (bargaining power) at 3D PLUS to make sure traceability and technical supports
- Reuse the result and do further design oriented tests to put more added values






Evaluate and Select the suitable memory die ex: Flash/DRAM



3D PLUS solution: Hi-Rel Electronics combining Space Radiation Harden by Design (RHBD) and Commercial Off –The-Shelf (COTS) performance to meet mission’s requirements







now

Memory Module + Controller IP core + DDR2 TR = Full plug & play RH DDR2 memory Solution

- The IP Controller enables a consistent and fully validated DDR2/3 Memory system solution
- The user: no need to test the DDR2/3 memory, understand the radiation behavior, design the radiation mitigation algorithm, qualify or demonstrate the system performance
- The designer: focus on the application code development

3D PLUS radiation test strategies to use third party dice:

- Following ECSS/ESCC standard to do the radiation test
- Maintain a privilege relationship with semiconductors
- More added value tests oriented to design (radiation mitigation)



Thanks for your attention 

www.3d-plus.com

Today's Technology for Tomorrow's Electronics

| **3D PLUS**
| 408, rue Hélène Boucher
| 78530 Buc - France
| +33 1 30 83 26 50

| **3D PLUS USA Inc.**
| 910 auburn Court
| Fremont, CA, 94538 - USA
| (510) 824 5591