



The Challenge of too Little Information

- Most COTS components are high quality
- Long term reliability for highly scaled CMOS is a concern
- Radiation data is typically unknown
- Design, process material, construction, etc. Information is useful, but vague
- Heritage rarely applies to COTS
 - No traditional lot traceability, frequent undisclosed design changes

Part Level Information Flow




On a project the size of MSL: ~2000 unique electronic components



Test Data:

Mil-Std 883
Data Sheets
Flight Heritage
Radiation Tests
Screening
Burn-in
Life test
Stress tests




~100's components don't meet Mil-Std



Mission Success is defined through high level capabilities-Never by radiation effects!


Notional Design Flow vs. Reliabilty





Complexity vs. Model Fidelity Crossing Expert Domains





Lowest Level of Fidelity: COTS Radiation Guideline



| 1 | | deline for the Selection of COTS Electronic Parts that will operate in a Space Radiation ironments | | | | | |
|---|---|---|------|--|--|--|--|
| 2 | | Radiation-Based Selection of COTS Devices for JPL Flight Systems: Field Programmable | | | | | |
| | Gate Arrays (FPGA) | | | | | | |
| | 2.1 | Introduction | | | | | |
| | 2.2 | FPGA Technology Overview | 2-2 | | | | |
| | 2.3 | Radiation Effects on FPGA Technologies | 2-3 | | | | |
| | 2.4 | References | 2-12 | | | | |
| 3 | Radiation-Based Selection of COTS Devices for JPL Flight Systems: Non-Volatile F Memories | | | | | | |
| | 3.1 | Introduction | | | | | |
| | 3.2 | Non-Volatile Flash Memories Technology Overview | | | | | |
| | 3.3 | Radiation Effects on Non-Volatile Flash Memories Technology | | | | | |
| | 3.4 | References | | | | | |
| 4 | Radi | Radiation-Based Selection of COTS Devices for JPL Flight Systems: ADCs and DACs 4-1 | | | | | |
| | 4.1 | Introduction | 4-1 | | | | |
| | 4.2 | References | 4-11 | | | | |
| 5 | Radiation-Based Selection of COTS Devices for JPL Flight Systems: Devices used in Power Systems | | | | | | |
| | 5.1 | Introduction | | | | | |
| | 5.2 | Radiation effects for power system parts | 5-1 | | | | |
| | 5.3 | Summary of Mitigation Methods | | | | | |
| | 5.4 | References | | | | | |
| 6 | Radiation-Based Selection of COTS Devices for JPL Flight Systems: Processors | | | | | | |
| | 6.1 | Introduction | | | | | |
| | 6.2 | Processor Technology Overview | | | | | |
| | | 0, | | | | | |

technology nodes). The primary design tradeoff for using these devices is that they are volatile, requiring an external configuration memory to store the configuration data; this adds design overhead, real-estate, power and additional reliability concerns to the system.

2.2.2 Flash-based architecture

A flash-based FPGA architecture replaces SRAM configuration elements with floating gate flash technology. The primary benefit being the configuration is non-volatile, meaning it is live on power-up and does not require external memory. The flash process is typically more efficient in terms of area and power. One drawback to flash-based FPGA is that the number of erase-program cycles is limited, unlike SRAM. However, that number is typically in the 10,000 to 100,000 range, which is more than enough for most space applications. Another drawback is that it is a non-standard CMOS process, meaning it will lag behind the aggressively scaled SRAM architecture. Microsemi, formerly Actel Corporation, is the main manufacturer of flash-based FPGAs.

2.2.3 Antifuse-based architecture

Finally, antifuse-based FPGAs implement one-time-programmable (OTP) switches to route and define logic elements. The advantages to this technology are its non-volatility and very small area overhead. The clear disadvantage is the inability to reprogram functionality, and the non-standard CMOS process required to produce the FPGAs. Microsemi and Aeroflex are the two primary manufacturers of antifuse FPGAs.

2.3 RADIATION EFFECTS ON FPGA TECHNOLOGIES

This section provides an overview of radiation effects on the three main FPGA technologies. While not intended to be a comprehensive review of radiation effects, the goal is to provide enough information to aid in the selection of the right COTS FPGA technology for a particular JPL flight mission and/or application.


2.3.1 Destructive Effects – Single Event Latchup – Any FPGA Containing CMOS

2.3.1.1 Overview

CMOS technology is potentially susceptible to single event latchup (SEL). SEL susceptibility in these devices can range from complete immunity, to very rare events, to extremely frequent and/or destructive events.







Lowest Level of Fidelity: COTS Reliability Guideline



SEVILLE - SPAIN 6-8 NOVEM

| M-2 Microcircuits | | | | | | | | | | |
|---------------------------------------|--|---|---|--|---|---|---|--|--|--|
| Type | Overview/General Construction | Circuit Applications | Common Failure Modes | Failure Mechanisms | Technology Trends | Reliability | Recommendatio | | | |
| Single-level Cells | gate to store the data while the charge-trapping type uses nitride (Si3N4) for | its random access capability. Faster read and write compared to NAND Flash. Technology of choice for embedded applications. | Data retention due to charge loss at higher temperature (>150°C) Over-crase bit causing excessive bit line leakage Degradation of charge pump efficiency Gate oxide rupture | cycling is the root cause of failures. * Stress induced leakage current (SILC) attributed to data retention failure | trapping types. However, its density (~64Mb) is relatively small as compared to floating-gate and charge-trapping | | PE cycles and operating temperature. easily degraded under excessive radia Recommend a derating factor of 0.75 nated endurance cycles from manufactu Use Hamming ECC at a minimum. Per cycling at min, max & nom. Vcc to fu over life for critical applications. | | | |
| | Source FG Crain Source FG Crain Source FD Floating Gate Drain Turnet Oxide | ************************************** | Program Vth a g g g g g g g g g g g g g g g g g g | SiO, Silic gate oxide source x drain substrate gate oxide | | (Pre-Cycles 10%) (Pre-Cycles | Makajing anahusina haba sangarafina ETC | | | |
| | Control Gate Gate Oxide (a) Starque Etement (1) Selectable Source Oxide Frequent Bit 1 Read Bit 2 | h h h h h | 1640 1640 1640 1640 1640 1640 1640 1640 | | | | We now no way to make the way to | | | |
| NVM, NOR Flash Multi-level Cells | e.g., Intel's StrataFlash and Spansion's mirror-bit technologies. Intel's StrataFlash employs different charge density in the floating gate to store 2 bits of information. | | * Read window closure due to excessive P/E cycle. * Data retention failure due to charge loss at higher temperature (>150°C) * Over-crase bit * Over-program bit * Gate oxide rupture | Electron trapping and charging attributed to cycling- induced failures. Stress induced leakage current (SILC) attributed to data retention failure. | | | MLC Flash is not recommended for us application. Extra consideration need ECC. | | | |
| NVM, NAND Flash Single-level Cells | | due to its low bit cost (< \$1 per Gb). | Read window is widening due to excessive P/E cycles. Charge loss leading data retention failure at high temperatures. Degradation of charge pump efficiency under radioactive environment. | Electron trapping and charging attributed to cycling-induced failures. Stress induced leakage current (SILC) attributed to data retention failure. High voltage operations resulting in severe cell-cell interference and program disturbs. 10° - FV3 State | node. Vendors have gradually migrated towards 3D-NAND topology to continue with the NAND scaling. | Cycling-induced oxide degradation is one major issue. | SLC NAND is considered to be more MLC NAND. The endurance spec for typically rated up to 10 K cycles. Rec factor of 0.75 for Vmax, Imax and rate from the manufacturer's data sheet. A chip is typically introduced for giga-le (~Gb) for efficient and reliable data mag garbage collection, bad blocks). Use Reed-Solomon ECC. Perform end | | | |
| , | The Book part of the Book pages per 20 man p | | W = 90 cm L ⁻¹ = -90 cm or | B 10 Solid: Initial Open: After bake @ RT 10 10 10 10 10 10 10 10 10 10 10 10 10 | | | min, max & nom. Vec to fully characticitical applications. | | | |
| NVM, NAND Flash Multi-level Cells | key difference is how the cells are programmed to different levels. Three types of multi-level cells are available - MLC (2 bits/cell), TLC (3 bits/cell) and OLC (4 | | Read window widening due to excessive P/E cycles. Charge loss leading to data retention failure at high temperate. Degradation of charge pump efficiency under radiative environment. | Electron trapping and charging attributed to cycling- induced failures. Stress induced leakage current (SILC) attributed to data retention failure. | 2016. | Reliability of MLC NAND is worse than its SLC counterpart. An obvious differentiator is the endurance specs: < 1K for MLC versus 10K for SLC. | MLC Flash is not recommended for us applications. Extra considerations ne | | | |
| | | | | | | | | | | |

Thermistors

Transistors

+

Optoelectronics

Microcircuits

Resistors

Diodes

Appendix A

Capacitors

COTS Reliability Codified in Expert



Automatically retrieves Intel Fab information to predict physics of failure




ES performs:

Non-Homogenous and Linear α_{PF} adjustment

 $\lambda_{CS}, \alpha_{PF})$

Prior: λ_{DB} **Likelihood:** Results of BE (λ_{BE}) and CS (λ_{CS}) The final result will be adjusted by (α_{PF})




WholeParts

A JPL tool to troll the internet and automatically approve parts for flight >500,000 parts already in database

>50% of JPL parts are automatically approved

Predictive TID for Analog Devices: IMPACT


















System Reliability
Metrics






Temp. control loop within Sphynx C&DH



Rad modeling embedded in parameter variation

Closed-loop simulation results




Monte Carlo analysis included



System Level Model-based Assurance




SEVILLE - SPAIN 6-8 NOVEMBI



User Reports







Conclusion

The (Unexpected) Benefits of Modeling

- Modeling can be a powerful RHA tool
- Make use of vague information
 - Expert knowledge can flow into model if properly weighted
- Effective way to collect information (standard format, metadata, C.C.)
- Enables information sharing
 - Sharing piles of papers, lists of lessons learned or best practices is cumbersome and discourages adoption
- A guide through a design/development/Ops process
 - Model fidelity needs to be adapted to stages in design