




# Influence of assembly methods and thermal cycling on MLCC capacitors on crack appearance. Microsection study

C. López-López, E. Torres, S. Reina, C. Marcos, M. Dominguez, J.M. Jimenez

# INTRODUCTION


## Multilayer Ceramic Capacitors



- Ceramic capacitors are the most widely used passive component in electronic circuit .



- MLCCs are composed of dielectric layers, inner electrodes, and outer terminal electrodes.

- Some MCLL designs add Flexible Terminations to improve the performance of the device.



T. Tsurumi & T. Hoshina, .Handbook of Advanced Ceramic, 2013, 415-427  
MJ Pan & CA Randall, IEEE Electrical Insulation Magazine, 26 (3), 2010, 44-50.

## Fracture failure on assembled Multilayer Ceramic Capacitors



Cracking is related mostly to the thermal or mechanical stress caused during:


- **Handling**
- **Assembly**
- **Testing**

Some factors that influence on the appearance of cracks during the **assembly process** are:

- Excessive volume of solder
- Impact by mounting machine
- Incorrect heating and cooling process
- Deflexion of sustrate

# INTRODUCTION

## Verification Procedure



- To carry out the microsection the lab have to be certify by the ESA

- The soldering verification is performed according to ECSS-Q-ST-70-38C Rev.1, 10C, -12C, -08C, -60C.

- The standards defines the technical requirements and quality assurance provisions



ECSS-Q-ST-70-38C Rev.1  
15 September 2017

### 14.3 Verification programme

- a. The verification programme as shown in Figure 14-1 shall consist of:
  1. Visual inspection in conformance with clause 13.
  2. Vibration **and shock** testing in conformance with clause 14.5.
  3. Temperature cycling in conformance with clause 14.6 except for area array devices .
  4. Microsectioning in conformance with clause 14.7.

# INTRODUCTION




## Verification Procedure



# MEMO

ESA-TECMSP-MO-013165

<b>Date</b>	7 <sup>th</sup> of March 2019	<b>Ref</b>	ESA-TECMSP-MO-013165
<b>From</b>	C. Villette <small>Carole Villette</small> <small>Digitally signed by Carole Villette Date: 2019.03.08 19:02:30 +01'00'</small>	<b>Visa</b>	T. Rohr  <small>Digitally signed by Thomas Rohr Date: 2019.03.09 22:50:02 +01'00'</small>
<b>To</b>	SMT Approved assembly line, ESA PA Managers, ESA skills training school, ESA recommended microsectioning facilities	<b>Copy</b>	G. Corocher, J. Hokka, E. Peraud, S. Heltzel

### **Subject: ESA recommended microsectioning facilities**

The following facilities are ESA recommended for inspection, microsectioning and assessment of the microsectioning of assembled devices mounted on verification boards, having been submitted to a verification programme in compliance with ECSS-Q-ST-70-07C, ECSS-Q-ST-70-08C and ECSS-Q-ST-70-38C.

The competencies of the laboratories have been assessed by ESA in compliance with ESA-TECMSP-MO-013161 ([www.escies.org](http://www.escies.org)). These companies are considered as Category A as described in the ESA-TECMSP-MO-013162 ([www.escies.org](http://www.escies.org)).


These companies may also provide expertise in the field of unpopulated Printed Circuit Board microsectioning.

The list of companies is uploaded on the escies website ([www.escies.org](http://www.escies.org)).

**Alter Technology TUV**




Mr. Manuel Dominguez

# GOALS







The aim of this study is to assess the susceptibility to cracking of soldered MLCC capacitors, as a function of:

- Manufacturer
- Assembly method
- Dielectric Type
- Thermal cycling conditions





# EXPERIMENTAL PROCEDURE

## Ceramic Capacitor Size 1210



# EXPERIMENTAL PROCEDURE

## TEST FLOW











# EXPERIMENTAL PROCEDURE

## Test Flow

### External Visual Inspection



High-reliability soldering for  
surface-mount and mixed  
technology

ECSS-Q-ST-70-38C Rev.1  
15 September 2017



### 13.3 Visual rejection criteria

- a. The following are some characteristics of unsatisfactory conditions, any of which shall be cause for rejection:
1. charred, burned or melted insulation of *devices*,
  2. conductor pattern separation from circuit board,
  3. burns on base materials,
  4. <<deleted>>
  5. excessive solder (including peaks, icicles and bridging), see clause 11.5,
  6. flux residue, solder splatter, solder balls, or other foreign matter on circuitry, beneath *devices* or on adjacent areas,
  7. dewetting,

# EXPERIMENTAL PROCEDURE

## Test Flow









Table 13-2: Minimum severity for sine vibration testing

Range (Hz)	PSD Level (0 to peak)	Sweep rate (Oct/ min)
Spacecraft		
25 to 100	20g	1
100 to 200	15g	
Duration: 1 cycle up from 25Hz to 200Hz		



# EXPERIMENTAL PROCEDURE

## Test Flow




### 13.3 Temperature cycling


- The test specimen shall be temperature cycled in an air circulating or inert gas purged oven.
- Before the start of the temperature cycling, the test specimen shall be baked-out to remove the internal humidity.
- The bakeout temperature shall be between 60 °C and 80 °C
- The temperature cycle shall be between -55 °C and +100 °C

Temperature cycling test is defined by the following parameters:

- Baked-out temperature
- Number of cycles
- Max/Min temperature
- Dwell time
- **Temperature ramp**




## Test Flow



Ramp Temperature Condition:

Ramp 1 > Ramp 2

The temperature profile was monitoring in order to record any deviation:





Control software






# EXPERIMENTAL PROCEDURE

## Test Flow



**MEMO**  
ESA-TECMSP-MO-013165







# EXPERIMENTAL RESULTS

## VP Process

Type I



Type II




- **Type I:** No cracks.
- **Type II:** Some capacitors present cracks in the upper corner.

# EXPERIMENTAL RESULTS

## VP Process

### Type I

### Type II




Previous test results:   
Type I: MFR 1, 3 & 4 ok   
Type II: MFR 2 & 3 ok



**Type I: OK**

**Type II: Results are linked to manufacturer.**

- **MFR 1:** 6 out of 10 capacitors with micro cracks on the top of the component
- **MFR 4** ( with polymer protection layer): 3 out of 5 with micro crack on the top






# EXPERIMENTAL RESULTS

## VP Process

### Type I

### Type II



Previous test results:

Type I: MFR 1, 3 & 4 ok

Type II: MFR 2 & 3 ok





**Type I: OK**

**Type II: Results are linked to manufacturer.**



- **MFR 1:** 6 out of 10 capacitors with micro cracks on the top of the component
- **MFR 4** ( with polymer protection layer): 3 out of 5 with micro crack on the top
- **No significant differences** between **ramp 1** and **ramp 2**.

## HS Process I

Type I



Type II




- **Type I:** Some capacitors present cracks.
- **Type II:** Some capacitors present cracks.

# EXPERIMENTAL RESULTS

## HS Process I Type I

### Ramp 1

### Ramp 2




**Type I: results are linked to manufacturer.**

- **MFR 2: OK.**
- **MFR 3: 2 out of 3 capacitors with crack in the ceramic.**
- **MFR 1: 3 out of 3 with crack in the ceramic.**
- **No significant differences between ramp 1 and ramp 2.**

# EXPERIMENTAL RESULTS

## HS Process I Type II



**Type II: results are linked to manufacturer.**

### **No satisfactory results**



- **MFR 2:** 1 out of 5 with crack in the ceramic.
- **MFR 3:** 2 out of 5 with crack in the ceramic.
- **MFR 1:** 5 out of 5 failed.
- **No differences** between ramp 1 and ramp 2.

# EXPERIMENTAL RESULTS

## HS Process II MFR 3

HS1

HS2



**Hand Soldering process II:  
satisfactory results**

Comparison between type I and  
type II HS1 and HS2 for the same  
manufacturer **MFR3**

# CONCLUSIONS

## VP configuration:

**Type I** OK



**Type II** Results are linked to manufacturer. Micro cracks on the top in some manufacturers. Others OK.

## HS1 configuration:

**Type I** and **Type II** Results are linked to manufacturer. Cracks in ceramic bigger than in VP.

## HS2 configuration:

The results for Hand soldering process II have been satisfactory.





# THANK YOU!

**Mari Carmen López**  
Senior Material Specialist

[mc.lopez@altertechnology.com](mailto:mc.lopez@altertechnology.com)  
+34 954 467 050

**ThalesAlenia**  
*a Thales / Leonardo company*  
**Space**

**ALTER**  
TECHNOLOGY